§A¦n¡AÅwªï¨Ó¨ì¥@¾Tºô [½Ðµn¿ý] [§K¶Oª`¥U]
¥@¾Tºô ¾T·~³]³Æ
±z·í«eªº¦ì¸m¡G ¥@¾Tºô ¾T·~³]³Æ ªí­±³B²z³]³Æ 8C-TDODA1¼Æ¦r¶q¿é¥X±aÒ\¼h 3

8C-TDODA1¼Æ¦r¶q¿é¥X±aÒ\¼h

¥[¤J¦¬Âà Á|³ø
¸Ô²Ó«H®§

²£«~¼ÐÃD:8C-TDODA1 ¼Æ¦r¶q¿é¥X¼Ò¶ô¦w¸Ë©³ªO¡A«D¤¾¾l¡A±aÒ\¼h

«¬¸¹¡G 8C-TDODA1

«~µP¡GÀN¥§­³º¸

                                                                ²£«~¸Ô±¡¸ê®Æ¡G


¹w¤ÀÀW¾¹¹w¤ÀÀW¾¹¥Î©ó¾É¥Xºwµª­p®É¾¹¡BVME³X°Ý­p®É¾¹¡B­«¸m­p®É¾¹¡BÁ`½u¥òµô­p®É¾¹¡B¥»¦aÁ`½u­p®É¾¹©MVMEbus­p®É¾¹©Ò»Ýªº¦UºØ®ÉÄÁ¡C¹w¤ÀÀW¾¹¤ÀÀW¥»¦aÁ`½u®ÉÄÁ¥H²£¥Í©Ò»ÝªºùÚ©wÀW²v®ÉÄÁ¡C´_¦ì«á¡A»Ý­n³n¥ó®Ú¾Ú¥»¦aÁ`½u®ÉÄÁ¥[¸ü¾A·íªº±`¼Æ¡A¥H½T«O¹w¤ÀÀW¾¹ªº¥¿½T¾Þ§@¡Cºwµª­p®É¾¹VMEchip2¥]¬A¨â­Ó³q¥Îºwµª­p®É¾¹¡C³o¨Ç­p®É¾¹¥i¥Î©ó¥H¤£¦Pªº³t²v²£¥Í¤¤Â_¡A©ÎªÌ¥i¥H¦b¤£¦Pªº®É¶¡Åª¨ú­p¼Æ¾¹¥H¶i¦æ¶¡¹j­p®É¡C­p®É¾¹ªº¤À¿ë²v¬°1?s¡A¦Û¥Ñ¹B¦æ®É¡A­p®É¾¹¨C71.6¤ÀÄÁºu°Ê¤@¦¸¡C¨C­Óºwµª­p®É¾¹³£¦³¤@­Ó32¦ì­p¼Æ¾¹¡B¤@­Ó32¤ñ¯S¤ñ¸û±H¦s¾¹¡B¤@­Ó4¤ñ¯S·¸¥X±H¦s¾¹¡B¤@¦ì±Ò¥Î¦ì¡B¤@¦ì·¸¥X²M°£¦ì©M¤@¦ì²M°£oncompare±Ò¥Î¦ì¡C­p¼Æ¾¹ÀH®É¥iŪ¼g¡A¦b¦Û¥Ñ¹B¦æ¼Ò¦¡¤U±Ò¥Î®É¡A­p¼Æ¾¹¨C1?s»¼¼W¤@¦¸¡C¦b²M°£¤ñ¸û¼Ò¦¡¤U±Ò¥Î­p¼Æ¾¹®É¡A­p¼Æ¾¹¨C1?s»¼¼W¤@¦¸¡Aª½¨ì­p¼Æ¾¹­È»P¤ñ¸û±H¦s¾¹¤¤ªº­È¤Ç°t¡C·í¤Ç°tµo¥Í®É¡A­p¼Æ¾¹±N³Q²M°£¡C·í¤Ç°tµo¥Í®É¡A¦b¥ô¤@¼Ò¦¡¤U¡A³£·|¦V¥»¦aÁ`½u¤¤Â_¾¹µo°e¤@­Ó¤¤Â_¡A¨Ã¥B·¸¥X­p¼Æ¾¹·|»¼¼W¡C¥u¦³·í¥»¦aÁ`½u¤¤Â_¾¹±Ò¥Îºwµª©w®É¾¹¤¤Â_®É¡A¤~·|²£¥Í¹ï¥»¦aÁ`½uªº¤¤Â_¡C³q¹L¦V·¸¥X²M°£¦ì¼g¤J1¡A¥i¥H²M°£·¸¥X­p¼Æ¾¹¡C

                         ²£«~­^¤å¸Ô±¡®Æ:

Prescaler The prescaler is used to derive the various clocks required by the tick timers, VME access timers, reset timer, bus arbitration timer, local bus timer, and VMEbus timer. The prescaler divides the local bus clock to produce the constant-frequency clocks required. Software is required to load the appropriate constant, depending upon the local bus clock, following reset to ensure proper operation of the prescaler. Tick Timer The VMEchip2 includes two general purpose tick timers. These timers can be used to generate interrupts at various rates or the counters can be read at various times for interval timing. The timers have a resolution of 1 ?s and when free running, they roll over every 71.6 minutes. Each tick timer has a 32-bit counter, a 32-bit compare register, a 4-bit overflow register, an enable bit, an overflow clear bit, and a clear-oncompare enable bit. The counter is readable and writable at any time and when enabled in the free run mode, it increments every 1 ?s. When the counter is enabled in the clear-on-compare mode, it increments every 1?s until the counter value matches the value in the compare register. When a match occurs, the counter is cleared. When a match occurs, in either mode, an interrupt is sent to the local bus interrupter and the overflow counter is incremented. An interrupt to the local bus is only generated if the tick timer interrupt is enabled by the local bus interrupter. The overflow counter can be cleared by writing a one to the overflow clear bit.


§K³dÁn©ú¡G

AMIKON§Ú­Ì¾P°â·s²£«~©M°±²£²£«~¡A¿W¥ß´ë¹DÁʶR¦¹Ãþ¯S¦â²£«~¡Cªü¦Ì±±¤£¬O¥»ºô¯¸¯S¦â²£«~ªº±ÂÅv¤À¾P°Ó¡B¸g¾P°Ó©Î¥Nªí¡C¥»ºô¯¸¤W¨Ï¥Îªº©Ò¦³²£«~¦WºÙ/²£«~¹Ï¤ù¡B°Ó¼Ð¡B«~µP©MÀ²¼Ð§¡¬°¨ä¦U¦Û©Ò¦³ªÌªº°]²£¡C±a¦³³o¨Ç¦WºÙ,¹Ï¤ù¡B°Ó¼Ð¡B«~µP©MÀ²¼Ðªº²£«~´y­z¡B´y¼g©Î¾P°â¶È¥Î©óÃѧO¥Øªº¡A¨Ã¤£ªí¥Ü»P¥ô¦óÅv§Q«ù¦³¤H¦³¥ô¦óÃöÁp©Î±ÂÅv¡C




DS3800NMEA1H1EDS3800NPSRDS3815PMMA1F1B
DS3800NMEA1K1HDS3800NRTB1ADS3815RCA1BL004
DS3800NMEA1L1JDS3800NRTB1A1ADS3815RCC1BL018
DS3800NMEA1P1KDS3800NTBDDS3815RCC1BLO12
DS3800NMEC1D1CDS3800NTBEDS3815RCE1BL014
DS3800NPCA1A1BDS3800NTCADS3815RCE1BL022
DS3800NPCT1B1BDS3800NTCA1A1BDS3815RCG1BL018
DS3800NPRB1A1ADS3800NTDA1B1EDS3815RCL1BL004
DS3800NPSE1B1ADS3800NTEA1A1ADS3815RCL1BL008
DS3800NPSE1B1BDS3800NVAADS3820CLMA1A1A
DS3800NPSE1C1CDS3800XCIB1B1BDS3820DMCC1A1A
DS3800NPSE1D1FDS3810CLCBDS3820FDCA1A1A
DS3800NPSE1E1GDS3810CLCB1A1ADS3820FE1A1A
DS3800NPSF1C1BDS3810MMACDS3820HSMD
DS3800NPSF1D1EDS3815PAAA1D1ADS3820LIMA








Áp«Y¤è¦¡
  • Áp«Y¤H¡G §d¤u ¤k¤h
  • ¹q¸Ü¡G 0592-5085207
  • ¤â¾÷¡G 18030175270
  • ¦a§}¡G ºÖ«Ø¬Ù ·Hªù¥« «ä©ú°Ï´òÀØ«n¸ô388¸¹°ê¶T¤j·H32D³æ¤¸
ÁÙ¨S§ä¨ì¦X¾Aªº²£«~¡H
  • 01
  • §Ö³tµo¥¬¨DÁÊ«H®§
  • ¤U¤@¨B
  • 03
  • Áp«Ycnal«ÈªA¡G
  • ­P¹q¡G 0371-63388900
    °¨¤W±Ò°Ê±zªº§Ö³t±ÄÁʳq¹D¡I
  • 04
  • ¬ÛÃö²£«~