T8403 ¤T­«¿é¤J¼Ò¶ôT8431

²£«~¼ÐÃD: T8403 ICS TRIPLEX ¤T­«¥i«HTMR 24 Vdc¼Æ¦r¿é¤J¼Ò¶ôT8431

«¬¸¹¡G T8403 

«~µP¡G Triconex

²£«~¸Ô±¡¸ê®Æ¡G

¼Æ¼ÒÂà´«¾¹¡]DAC¡^ªO¤º¦s¬M®g¦bµuI/O¦a§}ªÅ¶¡¤¤¡C¸ÓªO¦b65535¦r¸`ªºVMEµuI/O¦a§}ªÅ¶¡¤¤¦û¾Ú16­Ó³sÄòªº¦r¦ì¸m¡CµuI/OªÅ¶¡¦ì©óFF0000 HEX¨ìFFFFFF HEX¤§¶¡¡C¥Ñ©óDAC¿é¥X¤À¿ë²v¬°12¦ì¡A¦]¦¹¨C­Ó¼g¤J©ÎŪ¨ú©P´Á¬O¤@­Ó¦r¶Ç¿é¨ì°¸¼Æ¦a§}¡CªO°ò§}¡]XXXXX 0 HEX¡^¥i¥ÑDIP¶}Ãö¿ï¾Ü¡A¦p²Ä5.5¸`©Ò¥Ü¡C¹Ï4.1-1ªí¥ÜVMIVME-4100¦a§}¹Ï¡A°²³]¤u¼t³]¸mªº°ò§}¬°FF0000 HEX¡C½Ðª`·N¡A±±¨îª¬ºA±H¦s¾¹¡]CSR¡^¥i¥H¼g¤J¹q¸ôªO¦û¥Îªº¥ô¦ó16­Ó¦rªº¦ì¸m¡A¤]¥i¥H±q¤¤Åª¨ú¡C·í¼g¤J¹q¸ôªO®É¡A¼Æ¾Úªº¥Øªº¦a¥Ñ¼Æ¾Ú¦ì15±±¨î¡C¦pªG¼Æ¾Ú¦ì15¬O¡§¤@¡¨¡A«h¦r³Q¼g¤J±±¨î±H¦s¾¹¡FµM¦Ó¡A·í¼Æ¾Ú¦ì15¬°¡§¹s¡¨®É¡A¼Æ¾Ú³Q¼g¤J³Q´M§}ªºDAC¡CŪ¨úªO¤Wªº¥ô¦ó¦a§}³£·|ªð¦^ªOªºª¬ºA¡C¦³¨âºØÃþ«¬ªº±H¦s¾¹¼g¤J¤~¯à¨ÏDACªO¥¿±`¹B¦æ¡C¤@­Ó¬OCSR¡A¥t¤@­Ó¬ODAC¡C®Ú¾ÚDAC³q¹D±Ò°ÊÂà´«©Ò»Ýªº¾Þ§@¼Ò¦¡¡A¥¦­Ìªº¼g¤J¶¶§Ç¥i¯à¤£¦P¡C

²£«~­^¤å¸Ô±¡¸ê®Æ¡G

The Digital-to-Analog Converter (DAC) Board is memory mapped in the short I/O address space. The board occupies 16 successive word locations in the VME short I/O address space of 65,535 bytes. The short I/O space is located from FF0000 HEX to FFFFFF HEX. Each write or read cycle must be a word transfer to an even address, due to the DAC output resolution of 12 bits. The board base address (XXXXX0 HEX) may be selected by DIP switches, as shown in Section 5.5. Figure 4.1-1 represents the VMIVME-4100 address map, assuming the factory set base address of FF0000 HEX. Note that the Control Status Register (CSR) can be written to and read from any of the 16 word locations that the board occupies. When the board is written to, the destination of the data is controlled by data bit 15. If data bit 15 is a "one", the word is written to the control register; whereas, when data bit 15 is a "zero", the data is written to the DAC which is addressed. Reading any address on the board will return the status of the board.There are two types of registers that must be written to for proper operation of the DAC Board. One is the CSR, the other is the DACs. The order in which they are written to may differ, depending on the desired mode of operation for DAC channel start convert.

§K³dÁn©ú¡G

AMIKON§Ú­Ì¾P°â·s²£«~©M°±²£²£«~¡A¿W¥ß´ë¹DÁʶR¦¹Ãþ¯S¦â²£«~¡Cªü¦Ì±±¤£¬O¥»ºô¯¸¯S¦â²£«~ªº±ÂÅv¤À¾P°Ó¡B¸g¾P°Ó©Î¥Nªí¡C¥»ºô¯¸¤W¨Ï¥Îªº©Ò¦³²£«~¦WºÙ/²£«~¹Ï¤ù¡B°Ó¼Ð¡B«~µP©MÀ²¼Ð§¡¬°¨ä¦U¦Û©Ò¦³ªÌªº°]²£¡C±a¦³³o¨Ç¦WºÙ,¹Ï¤ù¡B°Ó¼Ð¡B«~µP©MÀ²¼Ðªº²£«~´y­z¡B´y¼g©Î¾P°â¶È¥Î©óÃѧO¥Øªº¡A¨Ã¤£ªí¥Ü»P¥ô¦óÅv§Q«ù¦³¤H¦³¥ô¦óÃöÁp©Î±ÂÅv¡C