A413295 AIR8CCPU¼Ò¶ô¤u±±¥d¥ó

²£«~¼ÐÃD: A413295 AIR8CCPU¼Ò¶ô¤u±±¥d¥óPLC/DCS³Æ¥ó¼Ò¶ô

«¬¸¹¡G A413295 AIR8C

«~µP¡G ¶Â°¨

                                                              ²£«~¸Ô±¡¸ê®Æ¡G

H41q/H51q«Y¦C¡G¼w°ê­ì¸Ë¶Â°¨F3226PCªO

°ª¥i¥Î©Ê¡AÆF¬¡²ÕºASIL3«Y²Î¡A¬°­n¨D°ªµ¥¯Å©M³sÄò¾Þ§@ªº¹Lµ{¤u·~³]­p¡C

HIMAªºPES¥D­n¥]¬AH41q©MH51q¨â­Ó«Y¦C¡A¥¦­Ì°ò©ó¦P¼Ëªºµw¥ó©M³n¥ó¡A¬O²Ä¤T¥N¸g¥Í²£¹ê½îÅçÃÒªºHIMA PES«Y²Î¡C

¥¦¯à°÷§Q¥Î­Ó¤H­pºâ¾÷¶i¦æÆF¬¡ªº¥Î¤á²ÕºA¡BºÊ´ú©M¨Æ¥ó°O¿ý¡A¨ä¥X¦âªº©Ê¯à¬°¥Í²£±±¨î´£¨Ñªº±±¨î«O»Ù¡C 

HIMAªºH41q/H51q«Y²Î¬°CPU¥|­«¤Æµ²ºc¡]QMR-Quadruple Modular Redundant¡^¡A§Y«Y²Îªº¤¤¥¡±±¨î³æ¤¸¦@¦³¥|­Ó·L³B²z¾¹¡A

¨C¤G­Ó·L³B²z¾¹¶°¦¨¦b¤@¶ôCU¼Ò¥ó¤W¡A¦A¥Ñ¨â¶ô¦P¼ËªºCU¼Ò¥óºc¦¨¤¤¥¡±±¨î³æ¤¸¡C¤@¶ôCU¼Ò¥ó§Yºc¦¨1oo2Dµ²ºc¡AHIMAªº1oo2Dµ²ºc²£«~´N¥i¥Hº¡¨¬AK6/SIL3ªº¼Ð·Ç¡C¬°¤F¦V¥Î¤á´£¨Ñ***¤jªº¥i§Q¥Î©Ê¡A±Ä¥ÎÂù1oo2Dµ²ºc¡A§Y2oo4Dµ²ºc¡C¦b¤¾¾lµ²ºcªº±¡ªp¤U¡A°ª³tÂù­«RAM±µ¤f¡]DPR¡^¨Ï¨â­Ó¤¤¥¡³æ¤¸³q°T¡A±q¦Ó¸Ñ¨M¤FµL¬G»Ù­×´_®É¶¡­­¨îªºÃøÃD¡C

                          ²£«~­^¤å¸Ô±¡¸ê®Æ¡G

H41q/H51q series: German original Black Horse F3226PC board

High availability, flexible configuration of the SIL3 system, designed for industrial processes that require high safety levels and continuous operation.

HIMA's PES mainly includes two series, H41q and H51q, which are based on the same hardware and software and are the third generation of HIMA PES systems that have been verified in production practice.

It can use a personal computer for flexible user configuration, monitoring, and event recording, and its excellent performance provides * * * safe control guarantee for production control.

The H41q/H51q system of HIMA adopts a CPU quadruple modular redundant structure (QMR Quadruple Modular Redundant), which means that the central control unit of the system consists of four microprocessors,

Every two microprocessors are integrated onto a single CU module, and two identical CU modules form the central control unit. A CU module constitutes a 1oo2D structure, and HIMA's 1oo2D structure products can meet the safety standards of AK6/SIL3. In order to provide users with * * * high availability, a dual 1oo2D structure, i.e. a 2oo4D structure, is adopted. In the case of redundant structure, the high-speed dual RAM interface (DPR) enables communication between two central units, thereby solving the problem of limited fault free repair time.

§K³dÁn©ú¡G

AMIKON§Ú­Ì¾P°â·s²£«~©M°±²£²£«~¡A¿W¥ß´ë¹DÁʶR¦¹Ãþ¯S¦â²£«~¡Cªü¦Ì±±¤£¬O¥»ºô¯¸¯S¦â²£«~ªº±ÂÅv¤À¾P°Ó¡B¸g¾P°Ó©Î¥Nªí¡C¥»ºô¯¸¤W¨Ï¥Îªº©Ò¦³²£«~¦WºÙ/²£«~¹Ï¤ù¡B°Ó¼Ð¡B«~µP©MÀ²¼Ð§¡¬°¨ä¦U¦Û©Ò¦³ªÌªº°]²£¡C±a¦³³o¨Ç¦WºÙ,¹Ï¤ù¡B°Ó¼Ð¡B«~µP©MÀ²¼Ðªº²£«~´y­z¡B´y¼g©Î¾P°â¶È¥Î©óÃѧO¥Øªº¡A¨Ã¤£ªí¥Ü»P¥ô¦óÅv§Q«ù¦³¤H¦³¥ô¦óÃöÁp©Î±ÂÅv¡C