§A¦n¡AÅwªï¨Ó¨ì¥@¾Tºô [½Ðµn¿ý] [§K¶Oª`¥U]
¥@¾Tºô ¾T·~²£«~
±z·í«eªº¦ì¸m¡G ¥@¾Tºô ¾T·~²£«~ ¾T«¬§÷ CC-PDIL01Module ¼Æ¦r¿é¤J¥d 3

CC-PDIL01Module ¼Æ¦r¿é¤J¥d

¥[¤J¦¬Âà Á|³ø
¸Ô²Ó«H®§

²£«~¼ÐÃD:CC-PDIL01¡ADigital Input 24V Module ¼Æ¦r¿é¤J¥d

«¬¸¹¡G CC-PDIL01

«~µP¡GÀN¥§­³º¸

                                                             ²£«~¸Ô±¡¸ê®Æ¡G

¹w¤ÀÀW¾¹¹w¤ÀÀW¾¹¥Î©ó¾É¥Xºwµª­p®É¾¹¡BVME³X°Ý­p®É¾¹¡B­«¸m­p®É¾¹¡BÁ`½u¥òµô­p®É¾¹¡B¥»¦aÁ`½u­p®É¾¹©MVMEbus­p®É¾¹©Ò»Ýªº¦UºØ®ÉÄÁ¡C¹w¤ÀÀW¾¹¤ÀÀW¥»¦aÁ`½u®ÉÄÁ¥H²£¥Í©Ò»ÝªºùÚ©wÀW²v®ÉÄÁ¡C´_¦ì«á¡A»Ý­n³n¥ó®Ú¾Ú¥»¦aÁ`½u®ÉÄÁ¥[¸ü¾A·íªº±`¼Æ¡A¥H½T«O¹w¤ÀÀW¾¹ªº¥¿½T¾Þ§@¡Cºwµª­p®É¾¹VMEchip2¥]¬A¨â­Ó³q¥Îºwµª­p®É¾¹¡C³o¨Ç­p®É¾¹¥i¥Î©ó¥H¤£¦Pªº³t²v²£¥Í¤¤Â_¡A©ÎªÌ¥i¥H¦b¤£¦Pªº®É¶¡Åª¨ú­p¼Æ¾¹¥H¶i¦æ¶¡¹j­p®É¡C­p®É¾¹ªº¤À¿ë²v¬°1?s¡A¦Û¥Ñ¹B¦æ®É¡A­p®É¾¹¨C71.6¤ÀÄÁºu°Ê¤@¦¸¡C¨C­Óºwµª­p®É¾¹³£¦³¤@­Ó32¦ì­p¼Æ¾¹¡B¤@­Ó32¤ñ¯S¤ñ¸û±H¦s¾¹¡B¤@­Ó4¤ñ¯S·¸¥X±H¦s¾¹¡B¤@¦ì±Ò¥Î¦ì¡B¤@¦ì·¸¥X²M°£¦ì©M¤@¦ì²M°£oncompare±Ò¥Î¦ì¡C­p¼Æ¾¹ÀH®É¥iŪ¼g¡A¦b¦Û¥Ñ¹B¦æ¼Ò¦¡¤U±Ò¥Î®É¡A­p¼Æ¾¹¨C1?s»¼¼W¤@¦¸¡C¦b²M°£¤ñ¸û¼Ò¦¡¤U±Ò¥Î­p¼Æ¾¹®É¡A­p¼Æ¾¹¨C1?s»¼¼W¤@¦¸¡Aª½¨ì­p¼Æ¾¹­È»P¤ñ¸û±H¦s¾¹¤¤ªº­È¤Ç°t¡C·í¤Ç°tµo¥Í®É¡A­p¼Æ¾¹±N³Q²M°£¡C·í¤Ç°tµo¥Í®É¡A¦b¥ô¤@¼Ò¦¡¤U¡A³£·|¦V¥»¦aÁ`½u¤¤Â_¾¹µo°e¤@­Ó¤¤Â_¡A¨Ã¥B·¸¥X­p¼Æ¾¹·|»¼¼W¡C¥u¦³·í¥»¦aÁ`½u¤¤Â_¾¹±Ò¥Îºwµª©w®É¾¹¤¤Â_®É¡A¤~·|²£¥Í¹ï¥»¦aÁ`½uªº¤¤Â_¡C³q¹L¦V·¸¥X²M°£¦ì¼g¤J1¡A¥i¥H²M°£·¸¥X­p¼Æ¾¹¡C

                         ²£«~­^¤å¸Ô±¡®Æ:

Prescaler The prescaler is used to derive the various clocks required by the tick timers, VME access timers, reset timer, bus arbitration timer, local bus timer, and VMEbus timer. The prescaler divides the local bus clock to produce the constant-frequency clocks required. Software is required to load the appropriate constant, depending upon the local bus clock, following reset to ensure proper operation of the prescaler. Tick Timer The VMEchip2 includes two general purpose tick timers. These timers can be used to generate interrupts at various rates or the counters can be read at various times for interval timing. The timers have a resolution of 1 ?s and when free running, they roll over every 71.6 minutes. Each tick timer has a 32-bit counter, a 32-bit compare register, a 4-bit overflow register, an enable bit, an overflow clear bit, and a clear-oncompare enable bit. The counter is readable and writable at any time and when enabled in the free run mode, it increments every 1 ?s. When the counter is enabled in the clear-on-compare mode, it increments every 1?s until the counter value matches the value in the compare register. When a match occurs, the counter is cleared. When a match occurs, in either mode, an interrupt is sent to the local bus interrupter and the overflow counter is incremented. An interrupt to the local bus is only generated if the tick timer interrupt is enabled by the local bus interrupter. The overflow counter can be cleared by writing a one to the overflow clear bit.

§K³dÁn©ú¡G

AMIKON§Ú­Ì¾P°â·s²£«~©M°±²£²£«~¡A¿W¥ß´ë¹DÁʶR¦¹Ãþ¯S¦â²£«~¡Cªü¦Ì±±¤£¬O¥»ºô¯¸¯S¦â²£«~ªº±ÂÅv¤À¾P°Ó¡B¸g¾P°Ó©Î¥Nªí¡C¥»ºô¯¸¤W¨Ï¥Îªº©Ò¦³²£«~¦WºÙ/²£«~¹Ï¤ù¡B°Ó¼Ð¡B«~µP©MÀ²¼Ð§¡¬°¨ä¦U¦Û©Ò¦³ªÌªº°]²£¡C±a¦³³o¨Ç¦WºÙ,¹Ï¤ù¡B°Ó¼Ð¡B«~µP©MÀ²¼Ðªº²£«~´y­z¡B´y¼g©Î¾P°â¶È¥Î©óÃѧO¥Øªº¡A¨Ã¤£ªí¥Ü»P¥ô¦óÅv§Q«ù¦³¤H¦³¥ô¦óÃöÁp©Î±ÂÅv¡C



BENTLYABABB
9200-06-02-10-001746-NI8IIPSYS01
330854-080-25-001203-SM1LZ01 LZ 01
10026-02-12-05-021747-L532MAI32MAD
10030-05-30-05-021746-NI16ICVAR-01C
330104-00-12-10-02-051734-OB8ECVAR-01C
330104-00-12-10-02-001746-IB16/CLL02 LL 02
330104-00-14-05-02-001756-PSCANBRA-656C
330104-00-16-05-02-001747-L532/EMA01 MA 01
330104-00-17-05-02-001756-EN2T/BMA03 MA 03
330104-00-18-10-02-0522D-D012N104MA12 MA 12
330103-12-25-10-01-001746SC-INO4VI1SFB536068D1011
330104-12-20-10-01-0022B-D2P3N104MAG-XM 50XM2000
330104-00-24-05-02-002711P-T10C22D9PLZ02 LZ 02  0776667F
330104-00-24-10-02-002711P-T15C21D8SCMA130 3DDE300410
330703-000-050-10-02-052080-PS120-240VACTEPI1 R1D 1KHW002601R0001







Áp«Y¤è¦¡
  • Áp«Y¤H¡G §d¤u ¤k¤h
  • ¹q¸Ü¡G 0592-5085207
  • ¤â¾÷¡G 18030175270
  • ¦a§}¡G ºÖ«Ø¬Ù ·Hªù¥« «ä©ú°Ï´òÀØ«n¸ô388¸¹°ê¶T¤j·H32D³æ¤¸
ÁÙ¨S§ä¨ì¦X¾Aªº²£«~¡H